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Abstract This work aims to pave the way for an efficient
open system architecture applied to embedded electronic
applications to manage the processing of computationally
complex algorithms at real-time and low-cost. The target is
to define a standard architecture able to enhance the per-
formance-cost trade-off delivered by other alternatives
nowadays in the market like general-purpose multi-core
processors. Our approach, sustained by hardware/software
(HW/SW) co-design and run-time reconfigurable comput-
ing, is synthesizable in SRAM-based programmable logic.
As proof-of-concept, a run-time partially reconfigurable
field-programmable gate array (FPGA) is addressed to
carry out a specific application of high-demanding com-
putational power such as an automatic fingerprint authen-
tication system (AFAS). Biometric personal recognition is
a good example of compute-intensive algorithm composed
of a series of image processing tasks executed in a
sequential order. In our pioneer conception, these tasks are
partitioned and synthesized first in a series of coprocessors
that are then instantiated and executed multiplexed in time
on a partially reconfigurable region of the FPGA. The
implementation benchmark of the AFAS either as a pure
software approach on a PC platform under a dual-core
processor (Intel Core 2 Duo T5600 at 1.83 GHz) or as a
reconfigurable FPGA co-design (identical algorithm parti-
tioned in HW/SW tasks operating at 50 or 100 MHz on the
second smallest device of the Xilinx Virtex-4 LX family)
highlights a speed-up of one order of magnitude in favor of
the FPGA alternative. These results let point out biometric
recognition as a sensible killer application for run-time
reconfigurable computing, mainly in terms of efficiently
balancing computational power, functional flexibility and
cost. Such features, reached through partial reconfigura-
tion, are easily portable today to a broad range of embed-
ded applications with identical system architecture.
Keywords FPGA  Run-time reconfigurable computing 
Reconfiguration controller  Dynamic partial
self-reconfiguration  Automatic fingerprint
authentication system
1 Introduction
The development of embedded systems, from a purely
commercial perspective, is based on manufacturing a
product equipped with such an acceptable level of perfor-
mance to provide a given functionality to the customer at a
competitive price. In the last years, however, a new feature
has gained significant relevance and claims to be part of the
mentioned list of key factors functionality-performance-
price: flexibility. It arises as a mandatory characteristic
expected in many roadmaps of embedded applications.
Commercial products, especially sophisticated embedded
electronic systems, are subject to continuous changes: re-
designs due to cost-reduction policies and/or to functional
improvements to give rise, in the end, to a new generation
of such articles are typical scenarios seen day after day in
our consumer society. In consequence, today’s product
must keep alive, in continuous evolution, while it is in the
market. This fact, in its turn, lets it survive and extend
its life cycle for some more time. This trend towards
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continuous adaptivity, however, has sometimes dramatical
repercussions on engineering costs, especially if those
changes applied to the product cause some impact over the
system architecture. In this scope, just in those cases where
the definition of the product itself gets, by nature, never
closed, it makes sense to provide such a system with an
open architecture able to support changes. Already at the
conception phase of a product line, especially in aggressive
mass-production niches like automotive or consumer
electronics, one of the weighty arguments when selecting
the processor unit that fits for a specific embedded appli-
cation is the cost. Often, in a project quotation open to
several potential suppliers, a too much prudent (i.e.,
expensive) technical proposal causes not to be awarded
with the business brought into play. Therefore, the pro-
cessor choice, usually the most expensive component of the
system, shall be carefully tailored to the defined functional
requirements plus a conservative computational gap for
covering the estimated growing after launch (future run-
ning-changes) but, in this sense, over-engineering is always
unsuitable.
Typical embedded systems based on general-purpose
microcontrollers, where the functional specifications are
solely implemented in software through the sequential
execution of source code, faces the growing computational
power demanded in the market by increasing memory and
clock frequency, aimed at computing yet that delta-of-
code—motivated by the new functional changes—in time.
In the past, computing speeds doubled every few tens of
months by increasing the clock frequency, thus giving
software a free ride to better performance. The trend of
increasing the processor’s speed, however, reached its limit
and is now over; such an automatic performance improve-
ment is therefore no longer possible. Once exhausted that
option, the only chance left is to replace the processor by
another equipped with an architecture of higher perfor-
mance. Multi-core processor is the new direction manu-
facturers of semiconductors are focused on. With the advent
of multi-core chips, parallel computing across multiple
cores (e.g., dual- or quad-core processors) on a single chip
has become an alternative widely used across many appli-
cation domains, for instance general-purpose, embedded,
network, digital signal processing, or graphics. Nonetheless,
the amount of performance gained by the use of a multi-core
processor is strongly dependent on the software algorithms
and its implementation: performance speed-up is directly
related to how the source code of an application is written
and processed in parallel through multi-threading. In par-
ticular, the possible gains are limited by the fraction of the
software that can be parallelized to run on multiple cores
simultaneously, in accordance with Amdahl’s law [1].
Identical growth issues found in general-purpose micro-
controllers can be expected in a system based on a static
programmable logic device, where all the computational
functions can be partitioned in tasks either processed in
software or synthesized in hardware. Also here, the hard-
ware resources are limited; in this case, the constraints are
given by the size of the CPLD or field-programmable gate
array (FPGA) in use; therefore, it admits only a certain
number of coprocessors placed and routed into the device
at one time, having the possibility of growing first in clock
frequency to its end, and then in size, extending the amount
of look-up tables (LUTs) and flip-flops evolving to a bigger
programmable logic device.
A more powerful instrument to synthesize algorithms
due to its deeper abstraction level, based yet on program-
mable logic, is dynamic partial reconfiguration. On the
contrary to pure software-based solutions under micro-
processors or to HW/SW co-design approaches on static
CPLD/FPGA platforms, flexible hardware implemented on
dynamically and partially self-reconfigurable FPGAs offers
a more robust solution to face the growth issues inherent to
many embedded system applications today. Dynamic
partial reconfiguration gives some clear benefits to those
products addressed to cost-sensitive applications with ever-
changing system requirements, mainly thanks to its reliable
capability for balancing the new functional demands
through both computation-in-time and computation-in-
space.
2 Related work
The emergence of SRAM-based FPGAs in the 1980s
boosted run-time reconfigurable computing as a research
and engineering field. Since then, it has become a prom-
ising design space with a growing research community and
exciting commercial vendors. Although during this time
partial reconfiguration (PR) has been mostly researched in
academia, recently, relevant advances have been performed
concerning PR design flow and EDA tools pushed
by Xilinx—at present one of the suppliers of this tech-
nology integrated in its FPGAs (Xilinx Inc., http://www.
xilinx.com/). Once this technology has achieved to enjoy
such state-of-health, with PR-FPGA devices available and
design tools practically ready for commercial use, this new
computing paradigm arises as an efficient and consolidated
alternative to deploy processing applications in a profes-
sional manner. Nevertheless, because of living just now the
beginning of the promising era of PR, there are very few
real examples yet in the market exploiting this technology,
where probably the major efforts have been put on domains
like software-defined radio, aerospace missions (e.g.,
NASA SpaceCube), consumer electronics (e.g., Sony
VME) and computing platforms (e.g., RMT SwitchBack
PC and SGI Altix HPC).
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In the arena of real-time biometrics and secure media,
biometrics and cryptography are two engineering fields
intimately connected to each other, mainly due to several
evident concerns: (a) security is more and more demanded
today; (b) to deliver high levels of confidence it is required
complex and compute-intensive processing; however
(c) such computational demand shall not penalize in
ergonomics, i.e., it must not impact on real-time perfor-
mance of the end-user application. Like this, most appli-
cations that require the highest levels of security make use
of these two closely related disciplines: on the one hand,
the personal authentication/identification of a user becomes
a necessary condition to grant access into a secure system
and, on the other hand, in case this system needs to share
some information with the exterior world, any shared
information spread outside shall be encrypted in order to
make difficult the interception and interpretation of such
raw data through any kind of attack, for instance in wire-
less communication. More and more, both algorithms are
natural candidates for being implemented through run-time
reconfigurable technology. Some research works have
already encompassed the development of cryptographic IPs
of IDEA and AES algorithms on FPGA devices making use
of run-time reconfigurable hardware [2–5]. In the same
direction, however, we did not find any research work in
the literature oriented to the development of biometric
recognition algorithms deployed through dynamic partial
reconfiguration. Although it is common to find biometric
applications developed in software, as far as authors know,
it does not exist yet any work addressing biometric rec-
ognition through run-time reconfigurable computing tech-
nology, although they do exist some based on HW/SW
co-design over FPGA devices used as permanent static
hardware designs [6–9]. Thus, we introduce the exploitation
of run-time reconfigurable computing in the biometric field.
The reasons behind this innovative approach are many, as
described along this work, especially when oriented to
time-critical (real-time) and cost-sensitive (low-cost)
embedded applications.
This research work aims to highlight all those technical
aspects to be taken into account when applying PR tech-
nology in real embedded applications. All these ideas are
put in practice to deploy a particular high-performance
application such as an automatic fingerprint authentication
system (AFAS). With certainty, this kind of biometric
recognition application will gain more and more interest in
the coming years, especially due to the relevance conceded
to the security in whatever aspect of our IT society. This
case study, oriented to image processing, shows how HW/
SW co-design and run-time reconfigurable computing let
efficiently synthesize the biometric recognition algorithm in
a small SRAM-based FPGA. HW/SW co-design focuses on
execution time and contributes to accelerate, through
parallelism and pipeline, the processing of the involved
functionality to achieve real-time performance. Run-time
partial reconfiguration, in its turn, pushes on cost-effec-
tiveness by emphasizing—already in the early phases of the
design—key features like high functional density and low
reconfiguration latency of hardware resources. This solution
is submitted to test by comparing it with a purely software
implementation of the identical algorithm on an embedded
MCU and on a PC platform, to assess thus the performance
reached by each architectural approach. The obtained
results prove it is possible to embed a real-time AFAS
application in a small FPGA if this is equipped with
dynamic partial reconfiguration. On the contrary, such real-
time constraints imposed to this application attending to
quality of service or ergonomic reasons are not achieved
when the same algorithm is processed on SW-based plat-
forms. The performance degradation experienced in SW is
clearly overcome by the FPGA-based design owing in large
part to its major levels of parallelism and low-level cus-
tomization. In this way, the achieved results prove that
dynamic partial self-reconfiguration is a very helpful
instrument in the design of low-cost embedded applications.
The research conducted in this work has been deployed
in a Xilinx Virtex-4 FPGA platform and brings some
contributions and innovative achievements to note:
– It introduces the implementation of a reconfiguration
controller able to transfer partial bitstreams from exter-
nal non-volatile memory to the configuration memory of
the FPGA at run-time, and reaching the maximum
reconfiguration bandwidth of Virtex-4 technology
(32-bit at 100 MHz, or 3.2 Gbps) in any conditions,
with no constraints in the partial bitstream size, being the
external memory a shared resource concurrently acces-
sible from the system buses by different processors. The
reconfiguration controller design is a key factor in single-
context programmable logic devices in order to mini-
mize the impact of the reconfiguration latency over the
execution time of the application itself, enabling thus this
technology even to time-critical applications. In fact, this
is one of the most relevant bottlenecks or stoppers
nowadays experienced in PR designs. Although a lot of
effort has been put in order to develop efficient
reconfiguration controllers [10–14], to the best of the
authors’ knowledge, this is probably one of the fastest
reconfiguration controllers ever implemented in FPGA
devices and published in the scientist literature until
today. In this direction, such design wants to contribute
in the search of a standard PR-based embedded system.
– This project takes the measurements regarding pro-
cessing time, hardware resources, and cost of a typical
AFAS application. The biometric recognition algorithm
involves specialized computing from several
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engineering fields like image processing (e.g., 2D
convolution), trigonometrics and statistics (e.g., mean,
variance). Thanks to run-time reconfiguration, the
implementation of all the processing stages required
in the biometric algorithm fits in a small FPGA—to be
exact, in 21504 1-bit flip-flops, 21504 4-input LUTs,
1296 kbit RAM blocks and 48 DSP blocks of the Xilinx
Virtex-4 XC4VLX25 device—to process the authenti-
cation of a fingerprint in a few hundreds of millisec-
onds. Our solution highlights an evident advance in
terms of performance-cost rate compared to a pure
software implementation on a high-performance
computing platform like a modern desktop PC. This
enhancement proves it is possible to achieve personal
authentication at real-time with embedded system
architectures.
– Also of note, this work reveals dynamic partial
reconfiguration technology has definitely reached a
maturity level suitable for being applied to commercial
products. The evidence is the simple fact that authors,
by making use of state-of-the-art devices and tools
available in the market today, have completed all the
design stages of the AFAS application to achieve an
end-user product.
– Finally, as far as authors know, the embedded biomet-
ric processing solutions nowadays in the market are
based on MCU or ASIC devices; hence, this becomes
the first research work aimed to fully develop an
embedded AFAS making use of dynamic partial self-
reconfiguration, carrying out all the image processing
stages of the biometric algorithm at real-time and low-
cost. Moreover, this open architecture, assembled
around the PR computing paradigm, can be potentially
adopted in many other embedded applications, just like
a standard.
Next sections give an introduction to the research fields
of partial reconfiguration and biometrics before encom-
passing the practical implementation study.
3 Run-time reconfigurable computing
This section intends to give an easy-to-grasp idea of the
capabilities of run-time reconfigurable computing by intro-
ducing the basis of this technology. Deemed one important
trend in architecture of computing systems today, the
exploitation of run-time partial self-reconfiguration merges
the spatial view of the silicon die, intimately linked to par-
allelism and cost, with the temporal view of the algorithm
execution, directly related to ergonomics and real-time.
Unlike Von Neumann architecture, this dual perspective lets
abstract the implementation of a given application as the
time-multiplexing of tasks obeying a sequential flow and
synthesized on a set of shared resources which are recon-
figured on the fly to perform new functionality each time.
Thus, the design efforts are directed towards optimizing the
exploitation of resources by reusing them, inspired in the
functional density concept [15]. This optimization shall
permit to move reconfigurable technologies from the pro-
totyping and research arenas to the implementation of real-
world applications in the industry. With this end in view, this
work pays special attention to embedded biometric recog-
nition systems, just to reinforce the cost-saving strengths
without renouncing to high-performance offered by
dynamically reconfigurable SRAM-based FPGAs.
Although the implementation efficiency of an embedded
system thoroughly depends on each specific application
domain, embedded systems in general share a set of com-
mon constraints highly demanded in the current aggressive
world-wide market; high-speed throughput, low power
consumption, limited size-and-weight, real-time process-
ing, security against attacks or reverse engineering, scala-
bility and low-cost are some of the unavoidable qualities
any design must be provided with. Conceptually, a suc-
cessful product is hence such that reaches to balance all
those stringent technical features in a sensible way. In this
line, reconfigurable computing devices are able to adapt
their hardware to application demands and serve broad and
relevant application domains from embedded to high-per-
formance computing, including automotive, aerospace and
defense, telecommunication and networking, medical,
chemistry, molecular biology, physics, astrophysics and
many others. Although there exist several programmable
logic devices from different suppliers in the market which
support run-time reconfiguration, today, the latest Xilinx
Virtex families, especially Virtex-4, Virtex-5 and Virtex-6,
symbolize the state-of-the-art concerning commercial PR-
FPGA devices—due basically to their high-performance
and large sizes—able to allocate a full embedded system
inside. Thus, modern FPGAs are basically complex SoCs
integrating embedded processors, signal processing capa-
bilities, multi-gigabit transceivers and a broad portfolio of
IP cores. These characteristics have led the research com-
munity to bet on the introduction of run-time reconfigurable
FPGAs in many flexible computing systems. While an
ASIC shall allocate area to implement every digital circuit
the application requires, regardless of how infrequently it is
actually exercised, a SRAM-based FPGA only needs be
sized large enough to support the circuits being active at
any one time. Thus, FPGAs are positioned to become a real
alternative to ASICs and ASSPs. The FPGA stores its
customized configuration in SRAM memory cells (internal
registers) and gets configured by downloading a sequence
of bits called bitstream into them. Reconfiguration consists
in reprogramming the configuration memory so the
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bitstream defines the functionality to be computed by the
combinational and sequential resources inside the device.
Its merits include not only the ability to implement custom
functionality deployed in standard logic resources by sim-
ply writing source code in hardware description languages
(HDL) but also the fact that they can be reprogrammed an
unlimited number of times after manufacture, during its life
time, both off-line and on-the-fly, by exploiting the reuse or
time sharing of resources to minimize silicon, i.e., cost.
This reuse, however, is not free: it demands to add a
reconfiguration mechanism seamlessly merged to the
FPGA device that shall not penalize in system performance.
In this way, the reconfiguration latency shall be minimized
since it represents a time overhead added to the processing
time of the application itself, implying also a penalty over
the resources that are reconfigured given that they are
inoperative during such time. In this direction, the efficient
implementation of the reconfiguration controller is a key
point in run-time reconfigurable systems, pursuing the
objective of running the reconfiguration hidden to the
application itself. Moreover, the implementation of this
reconfiguration controller shall occupy as few resources as
possible in order to not overhead the area or FPGA
resources of the system.
The run-time reconfiguration concept is depicted
in Fig. 1 through a computation example c = ((xy)/z)1/2
decomposed in three consecutive processing tasks:
multiplication, division and square root. The natural
sequence of these operations to obtain the final result (since
one task cannot start unless the previous task has finished
because the output of one task is, in its turn, the input data for
the next task in the chain) advice us to use partial recon-
figuration and process the three computations multiplexed in
time in a partially reconfigurable region (PRR) of a small
FPGA instead of using a static design on a bigger and more
expensive FPGA. In this way, our approach opts for the
reuse of resources by reconfiguring them on the fly to play a
different role at each moment, performing this reconfigu-
ration in an acceptable time to not overhead the processing
time of the application. Since the price of an FPGA increases
with its size, such reconfigurable approach lets perform the
same computation in a more cost-effective way.
4 Automatic fingerprint authentication system
Biometric systems offer automated methods for identity
verification on the principle of measurable physiological or
behavioral characteristics. Well-known personal biometric
modalities include voice, face, gait, signature, fingerprint,
hand geometry, etc. From a commercial perspective, the
market of biometric applications has gained significant
attention in the last years:
– First, ensuring the safety of the citizens has become a
major concern for most of our governments.
– Also, a great deal of IT applications such as e-commerce,
e-banking and e-health have triggered a real need for
reliable, user-friendly, and widely acceptable control
mechanisms for checking the identity of an individual.
Nowadays, fingerprint recognition is one of the bio-
metric modalities most implanted in the society due to its
acceptable identification rate, ease-of-use, ergonomics and
efficiency in acquiring the biometric features, mainly ori-
ented to silicon sensors, which let obtain a fingerprint
image with good accuracy at low-cost. Since long time ago,
commercial products based on biometrics are available
from different vendors and there exist many real applica-
tion examples coming from official institutions all over the
world that make use of fingerprint features. Nevertheless,
field deployment has raised many technical and non-tech-
nical issues which need to be tackled. Regarding embedded
fingerprint-based recognition applications, basically two
technical concerns are still open:
– On the one hand, the theoretical aspects applied to the
recognition algorithm do not guarantee yet a free-of-
errors authentication rate today. The last fingerprint
verification competitions, conducted by both industry
and academia, showed errors around 2.2% in both false
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Fig. 1 Run-time partial reconfiguration concept applied to the
arithmetic computing of ((xy)/z)1/2 partitioned in three sequential
stages
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acceptance and false rejection rates (FAR and FRR,
respectively). The accuracy of the current state-of-the-art
biometric recognition algorithms is still far from guar-
anteeing definitive levels of confidence. In this direction,
a considerable research effort is still needed in signal and
image processing in order to enhance the fingerprint
recognition algorithms to reduce those figures, aimed at
providing a 100% of success in automatic machines to
take the correct decision in authenticating or identifying
a user in a secure system. This fact would give even a
major confidence to biometrics technology to extend its
use in new potential application fields.
– On the other hand, intimately related to the previous
issue, the physical implementation of such biometric
recognition algorithm in a cost-effective microelec-
tronic platform and processed at acceptable ergonomic
rates (i.e., performing the authentication/identification
process at real-time, that usually means around 2 or 3 s)
is today a really hard requirement only achievable
through HPC platforms with prohibitive prices, fact
that obstructs the deployment of such security level into
certain cost-sensitive applications. Technological
aspects focused on finding an electronic computing
platform restricted in cost and compliant with the
stringent real-time specifications of the AFAS applica-
tion are still non-solved, especially in embedded system
domains addressed to manage medium or large finger-
print databases and perform the user identification in
critical time. In this sense, increasing performance by
lowering cost is one of the biggest technical issues
developers of embedded AFAS face today.
This work concentrates its efforts in the second open
issue mentioned above. Our approach tries to design a
solution clearly driven by two techniques: (a) hardware/
software co-design, which focuses on processing accelera-
tion based on custom parallelism and pipeline under a
programmable logic device, and (b) run-time reconfigura-
tion, to exploit the cost-reduction principle offered by the
SRAM-based silicon fabric and founded on concurrent
space and time partitioning. The obtained results let point
out biometrics as a potential killer application of run-time
reconfigurable computing—just in similar proportion to
software-defined radio promoted by other research works—
when talking about the development of embedded systems
at extreme low-cost. In this specific niche, partial recon-
figuration is probably the only technical alternative today
able to give a conclusive solution to this issue. In this sense,
the results of this work can leverage embedded biometric
applications in the market to propel the implementation of
highly efficient recognition algorithms at an affordable cost,
fact that should definitively allow embedding them into
many consumer applications or portable equipments.
5 Biometric recognition algorithm
from a reconfigurable hardware viewpoint
Fingerprint verification is one of the most popular and
reliable biometric techniques used in automatic personal
recognition. In outline, the user fingerprint image is first
acquired by the system and submitted then to a sequence of
computationally intensive image processing stages which
shall extract some relevant, permanent and unique infor-
mation from that fingerprint, to end up by sending a verdict
concerning whether that user sample matches some
fingerprint template stored in the system database. The
fingerprint recognition algorithm can be split in two pro-
cesses or basic operation modes which are carried out at
different times and in different conditions:
– Enrolment. It becomes the configuration stage through
which the user gets registered into the system. Usually,
the user exposes his/her fingerprint to the system and it
is then submitted to a sequence of computationally
intensive image processing tasks to finally extract a set
of characteristics used as user ID that are stored in the
system database. This process is normally conducted
off-line, in a secure environment and under the
guidance of expert staff.
– Recognition. Once the user is registered, the next time
his/her fingerprint is exposed to the system, the system
itself will check if that fingerprint corresponds with an
authorized member inside the database. All the process-
ing tasks performed in the enrolment are repeated now to
extract the fingerprint characteristics from the live
fingerprint sample. Afterwards, these characteristics
are directly compared with the identical information
stored as user templates in the database to conclude
whether the live scan matches any of the registered
templates. Recognition comes in two modalities depend-
ing on the size of the database: (a) authentication, when a
one-to-one (or one-to-few) matching is processed, and
(b) identification, when the matching is one-to-many due
to the fact that many users are registered in the system.
The recognition is normally performed on-line, under
real-time constraints, in a less secure environment.
Each one of the processes described above, in its turn, is
partitioned in a series of mutually exclusive tasks. All these
tasks are specifically designed to extract from the finger-
print image such information which shall let distinguish
one user from the others. Thus, the biometric application is
organized in tasks which are processed one after the other,
following a sequential flow, so that the output data of a
given task becomes the input data of the next task in the
chain. Moreover, most of these tasks are repeated in both
enrolment and recognition stages. Of relevant interest is to
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notice the inherent sequential execution of tasks in which
this algorithm is split in. This temporal partitioning fits
well in the space and time sharing considerations entrusted
to dynamic partial reconfiguration technology.
An important remark here is the fact that the fingerprint
recognition algorithm presented in this work is a collec-
tion of the classical fingerprint image processing stages
typically used and disseminated by the research commu-
nity. Thus, the proposed algorithm is not developed from
scratch but based on some existing works referenced in
the scientist literature that we have then reworked and
customized according to our thoughts, taking what we
considered the best features of each of those works to
build a particular algorithm based on standard image
processing techniques. Besides, it is prudent to note that
this work does not go in search of finding the best
biometric algorithm (in fact, we accept the FAR/FRR of
this algorithm can still be improved by adding new pro-
cessing stages) but it focuses on reaching its best elec-
tronic implementation, i.e., achieving the fastest execution
of such functionality at the lowest cost possible, aimed at
bringing PR technology to any kind of secure embedded
applications, even to cost-sensitive consumer electronics.
Thus, this application example wants to be a definitive
solution with regard to system architecture, and not so
much regarding the biometric algorithm itself, although to
be a realistic work we focused on state-of-the-art
biometric processing.
Following, we will see a classical approach of finger-
print recognition algorithm overviewing the different
image processing stages involved as well as the type of
computing performed in each stage. The main steps that
take place in both enrolment and authentication stages are
detailed in Fig. 2. As a result of the fusion of all these
steps, a hybrid fingerprint matching algorithm is obtained
that makes use of several fingerprint features such as
minutia points and ridge or field orientation map charac-
teristics [16–18] extracted from the fingerprints as the
genuine marks of identity of any individual.
The recognition application is split into a sequence of
processing steps:
– Fingerprint acquisition. The first step in any automated
fingerprint recognition system consists in the acquisi-
tion, by means of electronic sensors, of a digital
impression of the user’s fingertip. The acquired bitmap
is used as the main input in both enrolment and
authentication stages of the recognition application. A
detailed description of the fingerprint acquisition pro-
cess suggested in this work, based on fingerprint
sensors of sweeping technology and on-the-fly image
reconstruction techniques, can be found in the authors’
work [19].
– Image segmentation. Once the digital image of the
user’s fingerprint is collected by the recognition
system, a set of processing steps is carried out, aimed
at improving the quality of the input print by removing
noise while improving the clarity of the ridge-valley
pattern. The first one of those processing steps is the
image segmentation [20], which pursues the isolation
of the valid fingerprint area, also called foreground,
from the rest of the image featuring noisy or non-finger
regions, known as background. The image is tessellated
into square blocks of size 8 9 8 pixels and the average
gradient of each block is computed and compared with
a certain threshold to discern whether it belongs to the
foreground or to the background of the image. The
gradient Gp(x, y) of a pixel of the original image f(x, y)
is computed through the convolution with Sobel
operator kernels Sx and Sy of size 5 9 5 as follows:
Gx x; yð Þ ¼ f x; yð Þ  Sx x; yð Þ
¼
Xi¼þ2
i¼2
Xj¼þ2
j¼2
Sx i; jð Þf x þ i; y þ jð Þ
Gy x; yð Þ ¼ f x; yð Þ  Sy x; yð Þ
¼
Xi¼þ2
i¼2
Xj¼þ2
j¼2
Sy i; jð Þf x þ i; y þ jð Þ
Gp x; yð Þ
  ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
G2x x; yð Þ þ G2y x; yð Þ
q
:
Fig. 2 Image processing tasks involved in the AFAS algorithm
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Only the foreground of the image is needed for further
analysis in the next processing steps.
– Image normalization. After image segmentation, the
resultant image is submitted to a normalization process
aimed at adapting the variations of gray level pixel
intensities along ridges and valleys in the valid regions
of the fingerprint. The normalization process,
abstracted from [20], is a pixel-wise operation that
can be computationally simplified to the calculation of
one product and one addition. Being g(x, y) the
segmented version of the original input fingerprint
f(x, y), the normalized image h(x, y) is obtained as:
hðx; yÞ ¼
m0 þ
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
r20
r2
gðx; yÞ  mð Þ2
r
; if gðx; yÞ[ m;
m0 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
r20
r2
gðx; yÞ  mð Þ2
r
; otherwise:
8
>><
>>:
Or in a simplified form:
hðx; yÞ ¼ m0  m
ﬃﬃﬃﬃﬃ
r20
r2
r !
þ
ﬃﬃﬃﬃﬃ
r20
r2
r
gðx; yÞ
¼ A þ B gðx; yÞ;
where A and B are two constant parameters that depend
on the mean and variance of the segmented image—
m and r2, respectively—and the desired mean and
variance for the normalized output image—m0 and r0
2,
respectively. Therefore, the normalization process
permits to adjust the mean and variance values of the
output image from the knowledge of the mean and
variance of the input image. With this process, those
too dark or too light fingerprint impressions affected by
the environment conditions present in the acquisition
process (too dry fingers, too wet fingers, prints with
smudges, gaps, etc.) get compensated.
– Image isotropic filtering. After image normalization, an
isotropic filtering based on Gaussian filters is applied to
the image in order to remove some of the hazard noise
present on the ridge-valley pattern. The aim of this
filtering stage is to reduce the influence of noisy pixels
by modifying the intensity level of each pixel according
to that of pixels in a local neighborhood. The proposed
filtering technique is inspired by those enhancement
methods based on dyadic scale space [21]. The input
fingerprint image h(x, y) is convolved with a Gaussian
filter Gf(x, y) of size 13 9 13 to obtain a smoothed
version s(x, y) of the image as follows:
sðx; yÞ ¼ hðx; yÞ  Gf ðx; yÞ
¼
Xi¼þ6
i¼6
Xj¼þ6
j¼6
Gf ði; jÞ hðx þ i; y þ jÞ:
– Field orientation computation. A fingerprint image can
be seen as an oriented texture defined by the ridge-
valley structure of the fingertip. In this work, authors
exploit the widely employed gradient-based methods to
compute the field orientation map of fingerprints [22].
The elementary ridge direction vector at pixel p(x, y) is
assumed to be perpendicular to the gradient vector
[Gx(x, y), Gy(x, y)]
T, where Gx and Gy are the directional
gradient magnitudes, which can be obtained using Sobel
masks as in the image segmentation stage:
Gpðx; yÞ ¼ Gxðx; yÞ þ j Gyðx; yÞ ¼ Gp x; yð Þ
 
\hp x;yð Þ:
The orientation field of a fingerprint is represented by
the set of angular directions of the ridges and the
valleys around each local neighborhood of the image.
The same non-overlapped blocks of size 8 9 8 pixels
in which the original fingerprint was tessellated during
the segmentation process are now used to compute the
orientation field. The average direction of all pixels in a
block is taken as the dominant direction for the
complete block:
Ubðu; vÞ ¼ p
2
þ 1
2
tan1
P
8ðx;yÞ 2blockðu;vÞ 2GxGy
 
P
8ðx;yÞ 2blockðu;vÞ G2x  G2y
 :
The field orientation map is therefore computed at block
level, and represented by a two-dimensional matrix of
angular directions codified in the range [0, 180).
– Filtered field orientation computation. An additional
low-pass filtering process is applied to the previously
computed field orientation map according to [20] in
order to compensate those incorrect estimations of the
ridge orientation that can be generated by multiple
factors such as the presence of big noisy regions in the
bitmap, or corrupted ridge and valley structures that
have not been segmented, etc. Given the original field
orientation map Ub(u, v) of size N 9 M blocks,
u = 1…N, v = 1…M, a new filtered field orientation
map Ub0(u, v) is built by means of a filtering kernel of
size 5 9 5 as follows:
U0bðu; vÞ ¼
1
2
tan1
Pi¼þ2
i¼2
Pj¼þ2
j¼2 sin 2Ubðu þ i; v þ jÞð ÞPi¼þ2
i¼2
Pj¼þ2
j¼2 cos 2Ubðu þ i; v þ jÞð Þ
:
The resultant field orientation map is used to define the
orientation of the ridges and valleys along the finger
pattern.
– Image binarization. The filtered field orientation map
deduced in the previous step is now used to improve the
ridge-valley pattern. A set of directional Gabor filters,
oriented according to the local field in each valid region
of the fingerprint impression, permits to remove some
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of the noise still present in the input image while it
preserves the true ridge-valley structures [20]. The
Gabor filters can be expressed as a function of the ridge
orientation U0, the ridge frequency f (the inverse of the
distance in pixels between two parallel ridges) and the
standard deviations rx and ry of the Gaussian envelope
along axes x and y, respectively, in each local
neighborhood, as follows:
Hf x; y;U
0; f ; rx; ry
  ¼ e
1
2
x cos U0þy sin U0ð Þ2
r2x
þ x sin U
0þy cos U0ð Þ2
r2y
h i
cos 2pf x cos U0 þ y sin U0ð Þð Þ:
A set of up to 180 Gabor filters Hf of size 7 9 7 and
oriented in the range [0, 180) is used to obtain the
enhanced version k(x, y) of the input image s(x, y):
kðx; yÞ ¼ sðx; yÞ  Hf ðx; yÞ
¼
Xi¼þ3
i¼3
Xj¼þ3
j¼3
Hf ði; jÞ sðx þ i; y þ jÞ:
The input fingerprint image is therefore adaptively
enhanced using the local orientation information of
each image block and adaptive thresholds dependent on
the local neighborhood of each pixel. As a result of this
computing stage, a coarse-level binary ridge map bin(x,
y) of the grayscale input fingerprint is obtained, which
preserves the original dominant direction of the ridge-
valley pattern in each local region.
– Image smoothing. The black and white image obtained
in the binarization process can have a big amount of
ridge pixels labeled as non-ridge pixels because of the
presence of noise, spurious valleys, abrupt creases,
smudges, spikes, etc. An additional smoothing step is
therefore needed in order to improve the fingerprint
ridge-valley binary map. Similar to [23], directional
filters Kf of size 7 9 7 and oriented according to the
local direction of the ridge flow are applied to each
valley pixel of the binarized image bin(x, y) in order to
obtain a new enhanced version smooth(x, y) of the
image aimed at improving the clarity of the complete
image and correcting those deficiencies and imperfec-
tions that could be present in the input print.
smoothðx; yÞ ¼ binðx; yÞ  Kf ðx; yÞ
¼
Xi¼þ3
i¼3
Xj¼þ3
j¼3
Kf ði; jÞ binðx þ i; y þ jÞ:
An overview of the suggested segmentation, normali-
zation, isotropic filtering, field orientation, binarization
and smoothing processes, as well as their physical
implementation descriptions through dedicated hard-
ware accelerators, can be found in the authors’ previous
works [24, 25].
– Image thinning. The thinning process aims to reduce
the fingerprint ridge pattern to a thin-line representation
of one-pixel wide in order to improve the localization
of those inherent distinctive traits without introducing
distortions to the thinned pattern [26]. From the thinned
image it is easy to extract those characteristic points
like ridge endings and ridge bifurcations—minutiae.
The proposed algorithm iteratively deletes successive
layers of ridge pixels on the boundary of the pattern
until only one ridge skeleton remains, preserving its
original connectivity. Given a ridge pixel p, the set of
all neighbors of p in a local kernel of size 3 9 3 is
termed the neighborhood of p, N(p), as follows:
p 7½  p 0½  p 1½ 
p 6½  p p 2½ 
p 5½  p 4½  p 3½ 
The neighbors p[0], p[1],…,p[7] are called 8-neighbors
of p. The weight number of p, WN(p), is defined as:
WN pð Þ ¼
X7
k¼0
p k½  2k;
where ridge (black) pixels are codified as ‘1’, valley
(white) pixels as ‘0’, and WN(p) is in the range [0–255].
The thinning process evaluates the weight number of
each pixel. The deletion or retention of a ridge pixel
depends on the configuration of pixels in its local
neighborhood. The resulting thinned binary image pre-
serves the topological and geometric properties of the
original smoothed binary image. Further details about
binðx;yÞ ¼ 1ðblack=ridge pixelÞ; if
Xi¼þ3
i¼3
Xj¼þ3
j¼3
Hf ði; jÞ sðxþ i; yþ jÞ\
Pi¼þ3
i¼3
Pj¼þ3
j¼3 Hf ði; jÞ
Pi¼þ3
i¼3
Pj¼þ3
j¼3 sðxþ i;yþ jÞ
49
0ðwhite=valley pixelÞ; otherwise:
8
><
>:
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the physical implementation of one application-specific
thinning accelerator can be found in authors’ work [27].
– Features extraction. The proposed algorithm makes use
of the filtered field orientation map and the spatial
distribution of minutia points along the ridge-valley
pattern as that distinctive and discriminatory information
of the user’s fingerprints. Minutia points are local
discontinuities in the fingerprint ridge pattern, and mainly
refer to two kinds of salient features: ridge endings,
defined as the ridge points where a ridge ends, and ridge
bifurcations, defined as the points where the ridge
diverges into two or more branch ridges. It is easy to
extract the minutiae set from the thinned fingerprint
image. The most commonly employed method of minu-
tiae extraction is the crossing number (CrN) concept. The
crossing number at pixel p is expressed as a function of
the pixel values in a 3 9 3 neighborhood. Given a ridge
pixel p, the crossing number at point p is defined as half of
cumulative successive differences between pairs of
adjacent pixels belonging to the 8-neighborhood of p.
CrN ¼ 1
2
X7
i¼0
Pi  Piþ1j j ; P8 ¼ P0:
The ridge point p is considered as a ridge ending when
CrN = 1, a ridge bifurcation when CrN = 3 or
CrN = 4, and a non-minutia point otherwise. Details
about the physical implementation of the features
extraction coprocessor suggested in this work can be
found in authors’ work [28].
– Fingerprints alignment. The proposed algorithm is
abstracted from [29] and makes use of the filtered field
orientation maps Tfo and Qfo, corresponding to the
template and the query fingerprints, respectively, to
align both finger impressions:
Template F: O: matrix  Tfo  /0Tðu; vÞ
8u 2 1. . .NT ; v 2 1. . .MT ;
Query F: O: matrix  Qfo  /0Qðu; vÞ
8u 2 1. . .NQ; v 2 1. . .MQ:
The alignment algorithm performs a correlation analysis
of both two-dimensional matrices in order to find the
best possible alignment taking into consideration any
relative displacement, rotation and elastic deformation
between both prints. For each relative position, the
overlapped region of interest RoIfo between Tfo and Qfo
is computed:
Overlapped F: O: matrix  RoIfo  Tfo \ Qfo
 RoIfoði; jÞ
8i 2 1. . .NRoI; j 2 1. . .MRoI;
and a similarity score Sfo of both field orientation maps
can be deduced based on the computation of the
average and the standard deviation of the difference
between both field orientation maps in the RoI:
Sfo ¼ D/RoI þ rRoI
Sfo\ThresholdFO
:
The lowest the similarity score, the highest the
similarity is between both prints. A similarity
threshold ThresholdFO is defined in order to avoid
dissimilar field orientation maps to get aligned. Even in
case of partially overlapped prints, alignment by
orientation field is possible. A correlation analysis of
both feature vectors, in which all possible relative
orientations, DU, and relative positions in horizontal,
Dx, and vertical, Dy, directions is performed, permits to
find the best alignment. Among all possible alignments,
the one with the best similarity score is selected as the
alignment result. After fingerprints alignment through
field orientation maps, those transformation parameters
(DU, Dx, Dy) deduced in the alignment process are also
applied to the template and the query minutiae sets in
order to align the minutia points. Given the template
minutiae set Tm composed of N minutia points:
Tm ¼ ðxT1 ; yT1 ; bT1 Þ; ðxT2 ; yT2 ; bT2 Þ; . . .; ðxTN ; yTN ; bTNÞ
 	
;
and the query minutiae set Qm composed of M minutia
points:
Qm ¼ ðxQ1 ; yQ1 ; bQ1 Þ; ðxQ2 ; yQ2 ; bQ2 Þ; . . .; ðxQM ; yQM; bQMÞ
 	
;
it is possible to align query and template minutiae sets
by applying the following transformation to Qm:
x0
y0
b0
0
@
1
A¼
cosDU  sinDU 0
sinDU cosDU 0
0 0 1
0
@
1
A
x
y
b
0
@
1
Aþ
Dx
Dy
DU
0
@
1
A:
In this way, a new vector Qm
0 of triplets (x0, y0, b0) is
obtained, which is aligned with Tm:
Q0m ¼ x0Q1 ; y0Q1 ; b0Q1
 
; x0Q2 ; y
0Q
2 ; b
0Q
2
 
; . . .; x0QM ; y
0Q
M ; b
0Q
M
  	
:
The alignment stage ends once both the field orientation
maps and the minutiae sets of template and query fin-
gerprints get aligned. Technical details about the physical
implementation of the fingerprint alignment processor
suggested in this work can be found in [30, 31].
– Fingerprints matching. The matching of template and
query fingerprints consists in quantifying the level of
correspondence between those feature sets—the field
orientation map and the set of minutia points—avail-
able in the RoI. The level of correspondence between
field orientation maps was initially done in the align-
ment stage. Furthermore, it is easy to weigh up the level
of correspondence between minutiae sets Tm and Qm
0
by identifying those corresponding minutia pairs in the
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overlapped region (RoI). The matching score generated
by comparing the local and global minutiae structures
in the RoI—ScoreM—is combined with the matching
score linked to the field orientation maps—ScoreFO—in
order to get one final matching result—ScoreMatch. The
resultant matching score is computed as:
ScoreMatch ¼
g1ScoreFO þ g2ScoreM ; if ScoreFO 6¼ 0 and ScoreM 6¼ 0
0; otherwise:
(
where
g1 þ g2 ¼ 1;
ScoreFO 2 0  1½ ; ScoreM 2 0  1½ ;
ScoreMatch 2 0  1½ :
The authentication result decision is made by comparing
the value of the similarity ScoreMatch with a pre-specified
threshold ThresholdMatch, as indicated in the processing
flow below:
if ( Score
 Match  >= Threshold Match)
{  
  Result = 1;        /* Authentication OK */ 
} 
else 
{ 
  Result = 0;        /* Authentication NOK */ 
} 
The selection of the threshold for any application is a
compromise. On the one hand, those applications requesting
a high level of security (e.g., access control to a bank) will
set the threshold very high—close to 1—to reduce FAR at
the expense of moderate FRR. This will limit the accep-
tance of intruders while it can originate the need of multiple
authentication retries to legitimate users before being
accepted by the system. On the other hand, those applica-
tions requesting moderate security levels (e.g., access
control to a gym) will present lower thresholds in order to
avoid many retries before accessing the system—interme-
diate FAR and FRR levels. Further details about the phys-
ical implementation of the suggested fingerprint matching
processor can be found in authors’ works [31, 32].
All the different coprocessors listed above are ported in this
work to a novel computational platform and integrated all
together in order to develop the whole AFAS application
under a real embedded system, as detailed in the next sections.
6 System architecture
Beyond doubt, finding a standard and universal open system
architecture able to meet both performance and cost targets
required in most of embedded industrial applications is a
hard challenge today, especially if such applications demand
a high level of integration of functionality. In this scope, this
work denotes run-time partial reconfiguration—founded on
SRAM-based programmable logic—as the cornerstone for
building a consistent solution to this dilemma. Run-time
reconfigurable computing encompasses a broad diversity of
scenarios, ranged from simple hardware coprocessors to
whole high-performance computers. This work presents a
novel system architecture oriented to the efficient imple-
mentation of an AFAS. The presented architecture is easily
portable to many embedded system platforms aimed at
deploying secure biometric-based applications while
targeting real-time and low-cost.
6.1 Functional components breakdown
The AFAS application can be classified as a high-perfor-
mance image processing transaction since it exhibits a
great deal of parallelism and demands a real-time authen-
tication response, what from an ergonomic standpoint
means not to exceed some few seconds. Furthermore,
despite the implementation trade-off between processing
time and consumed resources, a low-cost solution is
mandatory if we pursue to port this technical proposal also
to consumer applications. Submitted to all these con-
straints, the platform we present in our approach is centered
in a computation unit based on a SRAM-based FPGA. All
the computational tasks are processed in the reconfigurable
resources of this device split in two parts: (a) a static region,
which lodges a CPU and a reconfiguration engine, and (b) a
reconfigurable region, where different hardware accelera-
tors are placed and run multiplexed in time along the
execution of the recognition algorithm.
The full system has been prototyped in a ML401
development board based on a Xilinx XC4VLX25
FPGA—the second smallest chip of the Virtex-4 LX
family. Our system is composed basically of eight devices:
– Clock oscillator, which is the system reference clock,
– Voltage regulator, responsible for supplying the power
to all the electronic components of the system,
– Platform flash memory, which as a non-volatile mem-
ory (NVM) stores the initial bitstream to be down-
loaded into the FPGA at power up,
– Linear flash memory, where we store the partial
bitstreams (related to the biometric accelerators), the
CPU program and the application data (fingerprint
image templates and configuration parameters used by
the biometric algorithm),
– DDR-SDRAM, used to store, after the system initial-
ization, the partial bitstreams, both data and program
code processed by the system CPU, and the interme-
diate fingerprint images computed at run-time by the
biometric coprocessors,
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– RS232 transceiver, to establish a serial communication
link between the system and the external world (e.g.,
PC),
– Fingerprint sensor, responsible for capturing as input
the user fingerprint image, and finally,
– FPGA, which implements all the digital processing of
our AFAS application.
The components breakdown is depicted in Fig. 3. The
bock diagram of the system is depicted in two colors: all
the functional components synthesized inside the FPGA are
represented in white whereas the components in gray are
external resources (specifically, some memories, the
communication transceiver and the fingerprint sensor).
The system is basically composed of a host CPU with
standard peripherals linked to a multi-processor CoreCon-
nect PLBv46 bus, a specific controller that handles the
fingerprint sensor, a reconfigurable region where different
biometric coprocessors or PR modules (PRMs) can be
placed to carry out specific processing, and the reconfigu-
ration engine responsible for swapping in and out, on the
fly, such hardware accelerators required each time in the
PRR. The host CPU consists in a MicroBlaze soft-core
processor, instantiated in the own resources of the FPGA.
This CPU is equipped with data/instruction caches syn-
thesized through internal RAM blocks. Regarding PR, two
memory management units (MMUs) are implemented, one
master connected to DDR-SDRAM via a NPI bus and
another slave connected to PLBv46. The PRR can be
accessed from the static region via two kinds of interfaces:
(a) first-in-first-out (FIFO) memories for raw data transfers
between the DDR-SDRAM and the PRR, and (b) specific
registers, which are managed by the CPU from the slave
MMU and act as configurable settings for the PRMs. Also,
an additional FIFO directly connected to the PRR plays the
role of an inter-PRMs buffer to temporarily store data in
the internal RAM of the FPGA instead of in external
memory. Moreover, during the reconfiguration process, the
PRR is isolated from the static region by disabling the bus
macros (BM) that connect both sides.
Under this architecture, the CPU manages the application
flow in software while the most time-consuming tasks are
processed by custom hardware accelerators in the PRR. For
this, the reconfiguration engine transfers the partial bit-
streams corresponding to the image processing tasks of the
biometric algorithm (segmentation, normalization, etc.)
from the repository located in external DDR-SDRAM to the
internal FPGA configuration memory through the internal
configuration access port (ICAP). Following the sequential
flow dictated by the biometric algorithm, the different image
processing tasks are ordered by the host CPU to be processed
into the PRR instantiated in the way of biometric coproces-
sors, while, in foreground, the CPU holds at real-time, and
undisturbed by the partial reconfiguration, any communi-
cation link (e.g., via RS232) with the external world.
6.2 Reconfiguration engine
The design of an efficient reconfiguration controller is a key
factor to succeed in the development of PR systems based on
single-context FPGAs. Although the non-reconfigured area
of the FPGA keeps in operation while the PRR is reconfig-
ured, it is desirable that the reconfiguration is hidden to the
application execution, due basically to two facts: (a) it results
in an overhead for the resources located in the PRR since they
Fig. 3 AFAS architecture
based on PR programmable
logic (Virtex-4) and functional
components breakdown
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are inoperative during that time, and (b) the reconfiguration
latency means a penalty in the total execution time of the
application, since the reconfiguration time is added to the
own processing time. For this reason, the reconfiguration
process shall be accelerated as much as possible, and a high-
bandwidth is a must. The reconfiguration time depends on
three factors: reconfiguration frequency, reconfiguration
data bus width and bitstream size. Xilinx Virtex-4 ICAP
admits a frequency of 100 MHz and a data bus width of
32 bits, i.e., 3.2 Gbps, the highest throughput in commercial
single-context FPGA devices today. On the other side, the
partial bitstream size depends on the PRR size and on the
design complexity of the PRM located there.
Our system is composed of an external DDR-SDRAM
memory where we place the partial bitstreams (which are
moved from NVM to DDR-SDRAM at power up) to be then
downloaded into the FPGA configuration memory at run-
time. The DDR-SDRAM is connected to a Multi-Port
Memory Controller (MPMC) so it becomes a shared
resource open to any master or slave processor connected
there. In fact, four different buses are plugged into the
MPMC: a PLBv46 bus, accessible to most of the processors
in the system, two Xilinx CacheLink (XCL) buses, exclu-
sively used by the CPU for instruction and data caches, and
a custom Native Port Interface (NPI) bus specifically
adapted to establish a fast link between the external memory
and the ICAP primitive. As part of our reconfiguration
controller, we have designed a master MMU controller
which handles the NPI protocol. The link between external
DDR-SDRAM (partial bitstreams) and the ICAP primitive
goes through an internal FIFO memory. In this way, we can
implement two different made-to-measure interfaces with
independent bus size and speed—one coupled to the NPI
protocol and the other to the ICAP protocol. The write port
of the FIFO is connected to the NPI and uses a 64-bit data
bus. The read port of the FIFO, as it is joined to the ICAP,
uses a data width of 32 bits. Regarding frequency, both
write and read ports of the FIFO, on the NPI and ICAP
sides, work at 100 MHz, although the NPI side could work
at a higher rate if necessary. In order to keep the transfer
latency to a minimum, the master MMU controller performs
64-word (32-bit) burst transfers to the internal FIFO when
conducting a run-time reconfiguration, so all the partial
bitstream transaction is done at the maximum throughput
(lowest latency) since this is the maximum length of burst
accepted. In the other side, the reconfiguration controller
reads the stored FIFO data and transfers them in 32-bit
format to the ICAP primitive as long as the FIFO is not
empty. The reconfiguration controller, just the master
MMU, is handling a direct memory access (DMA) to huge
DDR-SDRAM memory. This controller is set up by several
configuration registers implemented in another slave MMU
connected to the PLBv46 bus and directly managed by the
CPU. In this way, the CPU needs only to configure the
initial address and the size of the partial bitstream and then
give the go ahead to the master MMU to start the recon-
figuration process. At that point, the master MMU starts the
bitstream DMA transfer to the internal FIFO and from this
to the ICAP primitive. Therefore, this architecture allows
the CPU work in other tasks while the reconfiguration is
performed by the master MMU. Once the transfer is fin-
ished, the reconfiguration engine notifies the CPU.
As a result, we achieve to transfer the partial bitstream at
maximum throughput even if the DDR-SDRAM is accessed
by the CPU via XCL or PLBv46 buses at the same time.
That is because, in the end, the CPU runs the program flow
in internal RAM cache, thus freeing the DDR-SDRAM to
the reconfiguration controller. It is important to note that the
DDR-SDRAM memory where both partial bitstreams and
software application are stored is not a resource dedicated
only to the reconfiguration controller but it is a shared
resource in the system, fact that makes our design much
more complex. Unlike this fact, we reached the theoretical
maximum reconfiguration throughput of Virtex-4 technol-
ogy (3.2 Gbps). With this, our implementation lets mini-
mize one of the main drawbacks of many applications based
on PR (i.e., reconfiguration latency) and contributes thus to
spread the use of run-time partial reconfiguration in the
design and development of embedded systems.
6.3 System tailoring
One of the most critical design parameters in PR systems is
the resources partitioning between static regions and PR
regions. In our AFAS, the system is decomposed into one
static region and one PR region. The PRR takes the nec-
essary measurements to fit any of the hardware accelerators
required in the different tasks that compose the sequential
flow shown in Fig. 2. The rest of FPGA resources are used
in the static region to synthesize the host processor, the
reconfiguration engine and other static peripherals. The
Table 1 FPGA resources partitioning between static- and PR-regions
Resources Virtex-4 XC4VLX25 Static region PR region
1-bit flip-flop 21504 10240 11264
4-input LUT 21504 10240 11264
IOB 448 448 0
BUFG 32 32 0
18-kbit RAMB16 72 50 22
DSP48 48 4 44
DCM 8 8 0
BSCAN 4 4 0
ICAP 2 2 0
IDELAYCTRL 16 16 0
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resultant resources partitioning of the Virtex-4 XC4VLX25
FPGA is listed in Table 1.
Due to the strong time and area constraints imposed by
the biometric application, as for HW/SW partitioning,
basically all the image processing tasks need to be imple-
mented in custom hardware, leaving in software only those
tasks which are not critical in time, in addition to the
management of the application itself. This decision comes
as a result of a previous study consisting in profiling first all
the processing tasks in software. Only with this partitioning
we achieve a solution which holds high-performance, i.e.,
no degradation of the response time, while implemented at
low-cost. Thus, as we use a sweeping sensor, the image
acquisition and reconstruction can be processed in software
since the fingerprint has to be captured at 5 ms/slice, as per
requirement of the sensor, what makes it a slow task. Most
of the other processing tasks, however, are performed in
custom hardware due to real-time restrictions. Nevertheless,
either in hardware or in software, the whole processing is
performed inside the FPGA device, as illustrated in Fig. 4.
Following it is shown the dynamic view of our appli-
cation, with the different biometric coprocessors synthe-
sized in HW in the PRR and the tasks carried out in
software by the CPU. The CPU is responsible for managing
the application flow and ordering the different partial
reconfigurations at run-time. Figure 5 shows how most of
the tasks are repeated in both enrolment and authentication
stages, fact that lets reuse the hardware coprocessors along
the life cycle of the application.
6.4 Biometric hardware coprocessors
In our approach, most of the fingerprint image processing
tasks described in Sect. 5 are implemented in the PRR of
the FPGA as hardware coprocessors. These tasks share a
set of common computational operations that can be effi-
ciently synthesized into dedicated FPGA elements, mainly
LUTs and flip-flops distributed in logic cells, RAM blocks
and DSP blocks. Some of the biometric hardware accel-
erators that implement the different biometric functions
described in a mathematical way in Sect. 5 are shown next
in the block diagrams of Figs. 6, 7 and 8.
Some of the specific computing primitives that take part
in the hardware accelerators shown in Figs. 6, 7 and 8 can be
further detailed in a second view. For instance, some typical
computations of image processing like 2D convolution or
trigonometrics like image rotation are discussed next.
– Two-dimensional (2D) convolution is a basic operation
in digital signal processing, especially in image and
video applications. Although its computation is concep-
tually simple, a sum of products of constants by
variables, its implementation is high-demanding in terms
of computational power, especially when addressed to
real-time embedded systems. By nature, a 2D image
convolution delimited by a spatial J x I kernel
(J = 2n ? 1, I = 2 m ? 1, n [ 0, m [ 0) demands a
high level of parallelism of both product and addition
operations, just as its mathematical expression denotes:
p0ðy; xÞ ¼
Xn
j¼n
Xm
i¼m
Kðj; iÞ pðy þ j; x þ iÞ;
where p is a generic pixel of the input Y x X image, Kj,i
are the kernel weights applied to the J x I neighborhood
of pixels centred at p, and p0 is the resultant convolved
pixel of the output image. Depending on the process-
ing, certain aspects of the 2D convolution like constant
values (convolution function), type of filter (e.g.,
Fig. 4 Fingerprint recognition
computation in a run-time
reconfigurable FPGA platform
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loop ENROLMENT
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END SGMNT (IRQ)
START NORM
END NORM (IRQ)
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END ENH (IRQ)
START FLDORNT
END FLDORNT (IRQ)
START FLTRDORNT
END FLTRDORNT (IRQ)
START BIN
END BIN (IRQ)
START SMTH
END SMTH (IRQ)
START THIN
END THIN (IRQ)
START EXTRCT
END EXTRCT (IRQ)
ACQ
START SGMNT
END SGMNT (IRQ)
START NORM
END NORM (IRQ)
START ENH
END ENH (IRQ)
START FLDORNT
END FLDORNT (IRQ)
START FLTRDORNT
END FLTRDORNT (IRQ)
START BIN
END BIN (IRQ)
START SMTH
END SMTH (IRQ)
START THIN
END THIN (IRQ)
START EXTRCT
END EXTRCT (IRQ)
START ALGN
END ALGN (IRQ)
START MATCH
END MATCH (IRQ)
Fig. 5 Sequential execution flow (temporal partitioning) distributed in static- and PR-regions (spatial partitioning)
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isotropic, quadrant symmetric, etc.), or kernel size
(neighborhood) originate functional changes in the
convolver which shall be tailored to each particular
case. All these requirements fit well with run-time
reconfigurable computing technology.
The 2D convolution is used several times along the
fingerprint recognition stages. It is required in the seg-
mentation, just to compute the directional gradients (Gx
and Gy) by means of Sobel masks of kernel 5 9 5. Also, it
is used in the image filtering or noise suppression stage to
convolve the fingerprint image with an isotropic Gaussian
filter of kernel 13 9 13. Later, the 2D convolution is also
needed in the binarization stage by means of directional
Gabor filters of kernel 7 9 7 or in the smoothing, as
described in Sect. 5. Regarding architectural features of the
hardware 2D convolver, it can be implemented in logic
cells by means of LUTs and flip-flops, or even by means of
DSP blocks configuring multiply-and-accumulate (MAC)
units. The implementation details of this processor done by
the authors can be found in [25].
– Trigonometrics is other typical computation required in
several stages of the biometric recognition algorithm.
Primitives such as atan(y/x), sin(/), cos(/) or
sqrt(y2 ? x2) are used in the processing of the field
orientation, filtered orientation, and in the alignment
and matching processes where the fingerprint sample is
subject to rotation and translation movements relative
to the fingerprint template. These operations have been
efficiently synthesized in hardware by means of
CORDIC processors or even precomputed in combina-
tional functions through LUTs. Readers interested in
further implementation details of this hardware copro-
cessor can be addressed to our previous work [33].
Finally, the computation of all the stages of the biometric
recognition algorithm is performed by means of integers or
fixed point operations, it is not required the use of floating
point arithmetics. Moreover, it is important to note that the
mathematical expressions of Sect. 5 are the result of refor-
mulating the original expressions found in the literature to
find their best synthesis in hardware resources. This is a key
aspect in order to design optimized hardware coprocessors.
6.5 Experimental results
In general, the verification efficiency of two different bio-
metric algorithms can be compared by evaluating their
accuracy in identifying (or rejecting) a same set of genuine (or
fraudulent) users trying to access to the system. The equal
error rate (EER), false acceptance rate (FAR) or false rejec-
tion rate (FRR) are addressed to this aim. However, to assess
the implementation efficiency of an algorithm against dif-
ferent technological approaches (e.g., software-oriented
solutions on a GPU or MCU, or HW/SW co-design on a
FPGA), the metrics in use are mainly the execution time spent
Fig. 6 Custom HW
coprocessors for image
segmentation, normalization
and enhancement
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(i.e., ergonomics) and the physical resources involved (i.e.,
cost). Just for this reason, we have submitted our algorithm to
several implementation approaches under different plat-
forms: a SW-based implementation on a PC first and on an
embedded MCU later, and a HW/SW co-design of the same
algorithm on a FPGA making use of partial reconfiguration.
As depicted in Fig. 5, the biometric recognition algo-
rithm is split in sequential processing tasks. The first task is
φ
φ
φ φ
φ
φ φ φ
φ
Fig. 7 Dedicated HW
coprocessors for computing
both field orientation and
filtered field orientation maps
φ φFig. 8 Specific HW
coprocessors for image
binarization, smoothing and
thinning
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the image acquisition. Since the image is acquired in slices
(sweeping sensor), an additional reconstruction process is
necessary where the full fingerprint image is composed of
overlapped rows of pixels between each two consecutive
slices acquired. Once we have the whole image, next task
consists in segmenting the acquired fingerprint in fore-
ground (i.e., region of interest based on the ridges and
valleys of the fingertip skin) from the background. After-
wards, the image is normalized at a default mean and var-
iance. Next, the resultant image is enhanced through a
filtering which lets retrieve relevant image information
from some regions of the captured image initially lost or
disturbed by the noise in the acquisition phase. Once the
quality of the image is improved, next step consists in
computing the field orientation. This task permits to deter-
mine the dominant direction of ridges and valleys in each
local region of the image foreground. Afterwards, the
resultant field orientation is submitted to a new filtering
stage to obtain a refined field orientation. Until this point,
the image has been worked at gray-scale. In the binariza-
tion, each pixel is converted to 1-bit (black or white) binary
dot by convolving the image with Gabor directional filters.
The image is then submitted to a new loop to smooth and
redraw the shapes of both ridges and valleys. Later on, in
the thinning or skeletonization, the black–white image is
converted to an image with 1-pixel wide black ridges. Thus,
it is not difficult to extract from this image the fingerprint
characteristic points or minutiae, i.e., ridges endings and
bifurcations. With the minutiae and field orientation data,
both fingerprint template and sample can be aligned first
and then matched to obtain a level of similarity between
them which shall be finally used by the automatic system to
decide if both images correspond to the same person.
We have performed some authentication tests with 8-bit
gray-scale fingerprint images of 268 9 460 pixels. The
same tests have been conducted in the three different
platforms. The results of the software-oriented solution in a
PC based on an Intel Core 2 Duo T5600 processor at
1.83 GHz are listed in Table 2. The enrolment and recog-
nition results of the same purely software approach syn-
thesized now in a soft-core processor operated at 100 MHz
in the FPGA (i.e., running the whole algorithm exclusively
in the MicroBlaze processor of Fig. 3, with no use of the
PRR) are provided in Table 3.
Although we obtain identical processing results in both
cases (for every task of the algorithm), the absolute times
spent in each approach are really different, affected not
only by the difference in operation frequency (18.3 rate)
but also by different architectural aspects of both systems.
Taking into account the results of Tables 2 and 3, next
we implement the same algorithm in the Virtex-4 platform
but making use of the hardware coprocessors instantiated
in the PRR, giving rise to a HW/SW co-design solution
driven by PR technology. In accordance with the time
profiling obtained in the purely software implementation,
we plan the partitioning of tasks in hardware and software.
Except the first task that keeps implemented in software
due to technical requirements of the fingerprint sensor
(integration time between two consecutive image slices
restricted to 5 ms), the rest of tasks are implemented in
hardware (in VHDL hardware description language) just to
speed up its processing and achieve thus real-time perfor-
mance. Under this scenario, we obtain identical results
concerning data processing than the ones obtained in the
software-only approaches, fact that confirms that the
hardware coprocessors work identically to their counterpart
functions implemented in software. However, the pro-
cessing time spent in this approach differs dramatically
from the previous ones. In this case, the MicroBlaze pro-
cessor runs at 100 MHz while the hardware coprocessors
Table 2 AFAS processing time
on Intel Core 2 Duo T5600
Task ID Processing Operation
freq. (GHz)
Enrolment Authentication
TTask TTask
Task 0 Acquisition 1.83 500.000 500.000
Task 1 Segmentation 1.83 2.810 2.810
Task 2 Normalization 1.83 0.630 0.470
Task 3 Enhancement 1.83 6.880 7.030
Task 4 Field orientation 1.83 2.190 2.500
Task 5 Filtered orientation 1.83 0.620 0.620
Task 6 Binarization 1.83 13.440 15.940
Task 7 Smoothing 1.83 12.500 14.220
Task 8 Thinning 1.83 1.250 1.410
Task 9 Features extraction 1.83 0.780 0.630
Task A Alignment 1.83 – 3224.530
Task B Matching 1.83 – 4.220
Total time (ms) 541.100 3774.380
246 J Real-Time Image Proc (2013) 8:229–251
123
work at 50 or 100 MHz, depending on each task, as shown
in Table 4. The execution time of every task is composed
of two terms: reconfiguration time and processing time.
The resources involved in the implementation of the
static part and in each one of the reconfigurable hardware
coprocessors are detailed in Table 5. Also, the layout of the
XC4VLX25 FPGA with the partitioning of both static and
PR regions, as well as the partial bitstreams for each PRM,
is shown in Fig. 9. The PRR shapes a rectangle in the left
down side of the FPGA whereas the remainder resources
constitute the static region.
The resultant full bitstream that is operative in each task
gets composed of the static bitstream (base design) and the
PRM in use (specific coprocessor) at that time, according to
the sequential flow shown in Fig. 5. As example, Fig. 10
shows the resultant bitstream that is active in the FPGA
when the segmentation task (PRM 1) is placed and routed
in the PRR.
Concerning our PR implementation approach, the
development has been carried out through the Xilinx
Early Access Partial Reconfiguration design flow. This
PR flow is based on modular design: it allows designs to
be broken into modules that are coded, synthesized,
mapped, placed and routed independently. The toolset
used in this work is composed of EDK 9.2.02i to build
the PLBv46 bus processor system, PlanAhead 9.2.7 to
constraint the floorplan in a friendly graphical way, ISE
9.2.04i_PR12 to generate the full and partial bitstreams,
and ChipScope Pro 9.2i to facilitate the system debug-
ging. To our knowledge, this is one of the first and few
works in the literature that exploits such state-of-the-art
PR tools.
Table 3 AFAS processing time
on Virtex-4 LX (SW-only)
Task ID Processing Operation
freq. (MHz)
Enrolment Authentication
TTask TTask
Task 0 Acquisition 100 500.000 500.000
Task 1 Segmentation 100 231.978 232.046
Task 2 Normalization 100 33.014 33.087
Task 3 Enhancement 100 512.237 512.171
Task 4 Field orientation 100 285.485 337.419
Task 5 Filtered orientation 100 19.143 22.178
Task 6 Binarization 100 656.043 774.750
Task 7 Smoothing 100 253.553 287.507
Task 8 Thinning 100 416.316 417.350
Task 9 Features extraction 100 25.699 32.497
Task A Alignment 100 – 139935.838
Task B Matching 100 – 108.608
Total time (ms) 2933.468 143193.451
Table 4 AFAS processing time on Virtex-4 LX (HW/SW)
Task ID Processing Operation freq. (MHz) Enrolment Authentication
fReconf. fProcess. TReconf. TProcess. TTask TReconf. TProcess. TTask
Task 0 Acquisition – 100 – 500.000 500.000 – 500.000 500.000
Task 1 Segmentation – 50 – 0.672 0.672 – 0.672 0.672
Task 2 Normalization 100 50 0.841 0.851 1.692 0.841 0.850 1.691
Task 3 Enhancement 100 50 1.045 2.563 3.608 1.045 2.563 3.608
Task 4 Field orientation 100 50 1.025 0.669 1.694 1.025 0.669 1.694
Task 5 Filtered orientation 100 50 1.046 0.419 1.465 1.046 0.419 1.465
Task 6 Binarization 100 50 1.107 2.465 3.572 1.107 2.465 3.572
Task 7 Smoothing 100 50 1.045 0.447 1.492 1.045 0.447 1.492
Task 8 Thinning 100 50 0.974 0.902 1.876 0.974 0.820 1.794
Task 9 Features extraction 100 50 0.943 4.919 5.862 0.943 7.606 8.549
Task A Alignment 100 100 – – – 1.045 157.671 158.716
Task B Matching 100 100 – – – 1.035 20.737 21.772
Total time (ms) 10.106 513.907 521.933 10.106 694.919 705.025
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6.6 Performance evaluation
All the test results obtained in the previous section are
analyzed now in order to extract relevant conclusions about
our approach, mainly in terms of real-time performance
and cost.
The first observation to be noted from Tables 2 and 3 is
the fact that a solution completely oriented to software-
based Von Neumann architectures on a general-purpose
microprocessor platform is not feasible at all. The
computational power delivered by an embedded CPU
running at 100 MHz is not able to perform the biometric
algorithm at real-time. But not only this: when porting the
same algorithm to a PC platform, the experimental results
point out that an Intel Core 2 Duo T5600 processor running
at almost 20 times higher frequency is also not enough.
Although the processing time of the fingerprint image
acquisition and reconstruction task is fixed and common to
irrespective of the approaches used due to the physical
restrictions of the fingerprint sensor (integration time of
Table 5 FPGA resources breakdown of the different tasks executed by the AFAS in a HW/SW approach
Task ID Processing Hardware resources
1-bit flip-flop 4-input LUT 18-kbit RAMB16 DSP48 block
– Application flow (static) 7005 8888 41 4
Task 0 Acquisition – – – –
Task 1 Segmentation 4978 4612 8 20
Task 2 Normalization 371 334 0 8
Task 3 Enhancement 5275 5831 5 28
Task 4 Field orientation 3339 3166 5 8
Task 5 Filtered orientation 2857 2983 7 0
Task 6 Binarization 5462 4166 17 29
Task 7 Smoothing 4892 3265 8 0
Task 8 Thinning 1013 2821 13 0
Task 9 Features extraction 487 3379 3 0
Task A Alignment 2632 8943 21 0
Task B Matching 642 4379 14 5
Total 38953 52767 142 102
Fig. 9 Floorplanning,
placement and routing of static
(base design) and PR (PRMs)
regions
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5 ms/slice, so in our case this task takes 500 ms since the
acquisition consists in capturing 100 fingerprint slices), the
resultant authentication time of 3.7 s is not acceptable in
case of AFAS with a database of some few templates (e.g.,
four) since the last processing tasks A and B shall be
repeated for each template, fact that would enlarge too
much the total user authentication/identification time.
In other direction, this work proves that it is possible to
achieve real-time authentication with cost-effective
embedded system architectures based on PR, as summa-
rized in Table 4. Our solution delivers a level of perfor-
mance suitable for a biometric application composed of a
small database. These dimensions fit well in a huge range
of commercial embedded applications. The computational
bottleneck observed in purely software approaches is effi-
ciently solved when opting for specific biometric hardware
coprocessors powered by PR technology, not only for the
reasonable acceleration rates reached but also for synthe-
sizing them at low-cost, just in a small FPGA device.
The XC4VLX25 FPGA is composed of 21504 1-bit flip-
flops, 21504 4-input LUTs, 72 18-kbit RAMB16 blocks
and 48 DSP48 blocks, from which the reconfigurable
region takes 11264 1-bit flip-flops, 11264 4-input LUTs, 22
18-kbit RAMB16 blocks and 44 DSP48 blocks, as descri-
bed in Table 1. The PRR is in charge of the execution of up
to 11 different sequential tasks of the recognition algorithm
(enumerated from 1 to B in Figs. 2, 5 and 9). As deduced
from Tables 1 and 5, the same application synthesized in a
static design would not fit fully on the XC4VLX25 FPGA;
therefore, that would force designers to choose a bigger,
more power hungry and more expensive device with the
proper amount of resources. Nevertheless, with PR this
option is skipped and Table 5 definitely demonstrates that
automatic personal authentication can be performed at
lower cost thanks to the reuse of logic resources, basically
with only an additional time overhead related to the
reconfiguration latency. This delta of time, however, is
quantified in 10 ms in Table 4. This means only a 1.4% of
the whole authentication time and, therefore, practically
does not degrade the real-time constraints of our applica-
tion. On the contrary, the contribution in cost savings of
FPGA resources are valued between 59 and 142%, just the
delta of price that would mean to move the design from the
XC4VLX25 FPGA device used in our approach to a bigger
device of the XC4VLX family—XC4VLX40 or
XC4VLX60, respectively—which would be required in
case of synthesizing the same AFAS algorithm through
HW/SW co-design but implementing all the hardware
coprocessors in a static way instead of multiplexing them
in time in a PRR of the FPGA. This impact in cost takes
only into account the device exchange , i.e., the savings in
resources. Other factors like reduction of power con-
sumption derived from the reconfigurable approach are not
considered in this estimation. Despite this, only the savings
in silicon area are relevant enough to become a definitive
reason to bet on PR technology and make run-time
reconfigurable computing an advantageous implementation
alternative of electronic biometric-based embedded
systems.
7 Conclusions
By definition, embedded systems require optimal balance
of time, physical resources and energy to be implemented
as compact and cost-effective designs. Run-time reconfig-
urable hardware technology shares natural qualities to meet
these specifications. The heterogeneous computational
resources of SRAM-based FPGAs, their on-line reusability,
adaptivity, and the potential for implementing large circuits
on limited hardware resources are all important vectors in
the design space that make run-time reconfigurable hard-
ware technology an excellent choice for implementing a
wide range of embedded applications. Nowadays, while the
unit costs of FPGA devices are falling, the complexity and
the processing power demanded to the systems are grow-
ing. In such a landscape, the future of digital system design
is increasingly parallel and programmable, and FPGAs can
be a convincing solution for many embedded application
fields, emerging as a blunt instrument to efficiently manage
this rise of complexity at an affordable cost.
This work aims to be a best practice example of run-
time partial reconfiguration for embedded applications. The
concept of temporal partitioning of an application into
mutually exclusive tasks processed in a sequential order on
a subset of shared resources of an FPGA fits well in the two
technological disciplines involved in real-time biometrics
and secure media: cryptography and biometric personal
recognition. Both computing disciplines admit a temporal
breakdown of serial or parallel tasks that can be processed
Fig. 10 Full bitstream composition = base design (static
region) ? PRM (PRR)
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in space on a shared region of an FPGA. On the one hand,
cryptography has already been exploited through PR by the
research community reaching good results. On the other
hand, for the first time in the scientific community, we
propose now to address the development of an automatic
personal recognition system based on biometric features
through run-time reconfigurable hardware technology,
aimed at achieving a well-balanced price-performance
trade-off. In an era of ever-increasing security concerns,
biometrics has drawn substantial attention from both
industrial and scientist communities: a lot of research
groups are nowadays focused on developing accurate
electronic computing systems capable of recognizing the
identity of a person at real-time and with good levels of
trust. Our case study encompasses fingerprint-based rec-
ognition. We have built a fingerprint image computer able
to deploy all the typical processing stages involved in a
classical biometric recognition algorithm. The effective-
ness of our approach is demonstrated through experimental
results. Quantitative comparisons show that the proposed
FPGA-based architecture is able to handle a biometric
recognition system at real-time. Specifically, the proposed
architecture running at 50–100 MHz delivers a processing
speed up of 169 in comparison to a dual-core processor
clocked at 1.83 GHz. Thus, this works is a sensible dem-
onstration that a high-demanding (time-critical) AFAS
application can be embedded into a small and low-cost
FPGA device.
The infallibility of the biometric recognition is today an
open issue. The results of FAR 2.2% and FRR 2.2%
obtained in the last edition of the Fingerprint Verification
Competition (FVC 2006) prove that the state-of-the-art in
algorithmics does not guarantee yet an error-free authen-
tication/identification rate. In order to improve these fig-
ures, the complexity of the biometric algorithm seems will
have to increase, fact that will lead us to increase the
processing power of the system intended to execute such
computations. Many research groups from both academia
and industria are joining efforts in search of the whole free-
of-errors solution, fact that should help to increase the
acceptance of these biometric systems in the society. This
work makes evident the fact that PR technology is in a well
position to contribute to the efficient implementation of
biometric processing. The results obtained in this work let
appoint run-time partial reconfiguration as a valid alter-
native to overcome the growing complexity of the
embedded applications at low-cost, by simply translating
the future new computational tasks that will probably be
required by the applications into new hardware coproces-
sors to be processed on the same set of shared resources,
just to not impact on system cost. Although there are many
works published by the research community that dissemi-
nate the use of programmable logic (FPGA or SoPC)
devices to implement biometric algorithms, to the best of
the authors’ knowledge, this work is the pioneer in
spreading the use of run-time flexible hardware in the
implementation of automatic personal recognition systems.
Thus, the concept applied to fingerprints can also be
extrapolated to multi-modal biometrics, where other
physiological or behavioral features such as iris, face or
voice can be processed over a partition of time-shared
resources of a reconfigurable-programmable logic device,
executing specific signal processing stages in each case,
and ensuring interoperability at real-time.
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